Energy Characterization of a RTOS Hardware Accelerator for SoCs
نویسنده
چکیده
During the last decade several Real-Time Operating System (RTOS) hardware accelerators have been proposed. The accelerators perform operating system functionality traditionally implemented in software. While their effects on predictability and speedups have been studied, their impact on system energy consumption is still unknown. As a first step towards comparison of energy efficiency between HW-RTOSs and SW-RTOSs, this paper presents an energy characterization of the different operating system calls offered for an in-house developed RTOS hardware accelerator called Real Time Unit (RTU). The obtained results show that a RTU consumes about 0.16 mW/MHz for a 1.8V 0.18micron process and that the power consumtion is independent of the function it performs. The power consumtion variances are within 4 percent of the average value. Even during the idle periods huge amount of power is wasted due to unwanted activity triggered by the clock. We believe that if a HW-based RTOS is to beat a SW-RTOS based system in terms of energy consumtion, power optimization techniques such as gated clocking needs to be used for the hardware accelerator.
منابع مشابه
A Hardware-Software Real-Time Operating System Framework for SoCs
with reconfigurable logic and multiple processing elements sharing a common memory, like that shown in Figure 1, is likely to become quite common in the near future. For example, programmable-logic companies are producing single chips containing millions of reconfigurable logic gate equivalents and full-custom VLSI processors. Designers can customize such chips by reprogramming the reconfigurab...
متن کاملA Case for OS-Friendly Hardware Accelerators
Modern SoCs make extensive use of specialized hardware accelerators to meet the demanding energy-efficiency requirements of demanding applications, such as computer graphics and video encoding/decoding. Unfortunately, the state of the art is a sea of heterogeneous fixed-function processing units wired together in an ad-hoc fashion, with dedicated memory spaces and a wide variety of host-acceler...
متن کاملApproximate Computing on Programmable SoCs via Neural Acceleration
Processor designs for portable, ubiquitous computing devices such as cell phones have widely incorporated hardware accelerators to support energy-efficient execution of common tasks. Porting applications to take advantage of these resources is often a difficult task due to the restricted programming model of the accelerator: FPGA-based acceleration, for instance, often requires the expertise of...
متن کاملA Novel Discrete Hopfield Neural Network Approach for Hardware-Software Partitioning of RTOS in the SoC
The hardware-software automated partitioning of a RTOS in the SoC (SoC-RTOS partitioning) is a crucial step in the hardware-software co-design of SoC. First, a new model for SoC-RTOS partitioning is introduced in this paper, which can help in understanding the essence of the SoC-RTOS partitioning. Second, a discrete Hopfield neural network approach for implementing the SoC-RTOS partitioning is ...
متن کاملHardware ECG QRS Complex Detector in Low Power SoCs
This paper proposes a new hardware architecture implementing a low cost, energy efficient electrocardiograph (ECG) QRS complex detector. The proposed architecture can be used as an accelerator in an ultralow power System on Chip (SoC) which is the most important part of ECG devices. The architecture implements the modified version of MaMeMi filter algorithm [1]. The architecture is validated us...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002